If the driver is traversed by a clock and a new clock is defined downstream on a hierarchical pin, the cells downstream of the hierarchical pin are analyzed differently than the cells on the fanout of the driver pin. When synchronous paths exist between the driver clock and the hierarchical pin clock, skew becomes inaccurate and timing signoff is invalid. This situation can cause hardware failure.