This is check applies to Versal adaptive SoC only.
For proper timing analysis, it is not supported to have multiple clocks propagate to the deskew pin of the MMCM, XPLL, or DPLL. If multiple clocks reach the deskew pin, sign-off timing becomes inaccurate and the design is at risk of hardware failure.