The DRC lists sequential cells unconstrained by a timing clock. This impacts timing analysis accuracy and coverage. Missing timing analysis can lead to hardware failures.
The DRC lists sequential cells unconstrained by a timing clock. This impacts timing analysis accuracy and coverage. Missing timing analysis can lead to hardware failures.