The Vivado timing engine calculates a conservative 0 ns requirement between latches that share the same sensitivity level. Because the second latch in the path can borrow time, this topology increases the complexity and runtime of timing analysis and implementation. This configuration is uncommon, as cascaded latches are typically designed with opposite sensitivity levels to prevent data from crossing multiple latches in the same clock cycle.