This base design is a Vivado design which enables the SPI transactions using a specific protocol to access the AXI network.
Connected to the AXI network is an AXI BRAM to act as a scratch pad area and a AXI Stream FIFO which stores the output data
from the ADC used in the example.