External RTL Traffic Generators using SV/Verilog - 2025.1 English - UG1701

Generate traffic using the existing test bench written in the System Verilog/Verilog with slight modification to your test bench hierarchy, as explained below.