Design throughput can be negatively impacted by memory or stream stalls and also by large skew between the graph output. These situations can be identified by viewing the simulator output in the AMD Vitis™ IDE. The following sections discuss techniques to be followed in each of these cases.