Verify the timing constraint against the hardware behaviour and remove the max delay datapath only constraint applied on the latch input if it does not match the behavior in hardware.
Verify the timing constraint against the hardware behaviour and remove the max delay datapath only constraint applied on the latch input if it does not match the behavior in hardware.