The path and the timing constraint should be reviewed. If the
CE pins are expected to be tied, the multicycle path needs to be
removed. If the path is expected to be a multicycle path, the CE pin of
the source and/or destination register(s) should be driven by a dynamic signal that
toggles according to the multicycle constraint that is provided.