Verilog Syntax - Verilog Syntax - 2024.2 English - UG901

To set this attribute, place the proper Verilog attribute syntax on the signal in question:

(* MARK_DEBUG = "{TRUE|FALSE}" *)