VHDL Syntax Example - VHDL Syntax Example - 2024.2 English - UG901

signal debug_wire : std_logic;
attribute MARK_DEBUG : string;
-- Marks an internal wire for debug
attribute MARK_DEBUG of debug_wire : signal is "TRUE";