Modules - Modules - 2024.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document_ID
UG901
Release_Date
2024-12-11
Version
2024.2 English
A Verilog design component is represented by a module. Modules must be declared and instantiated.