Modules - 2024.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-06-28
Version
2024.1 English
A Verilog design component is represented by a module. Modules must be declared and instantiated.