- Specify a reset or power-up state for Vivado synthesis to
identify a Finite State Machine (FSM) or set the value of
FSM_ENCODINGto "none". - The State Register can be asynchronously or synchronously reset to a particular state.
Note: Use synchronous reset logic over asynchronous reset logic for an
FSM.