DIRECT_RESET Verilog Example - 2024.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID: UG901
Release Date: 2024-06-28
Version: 2024.1 English

(* direct_reset = "yes" *) input rst3;