MicroBlaze V can be configured to trap the following internal error conditions: illegal instruction, instruction and data access error, and misaligned access.
A hardware exception causes MicroBlaze V to flush the pipeline and branch to the hardware trap vector (mtvec). The execution stage instruction in the exception cycle is not executed. The registers mcause, mepc, and mtval are updated according to the RISC-V Instruction Set Manual, Volume II.