Placement (place_design) - 2023.2 English

UltraFast Design Methodology Guide for FPGAs and SoCs (UG949)

Document ID
UG949
Release Date
2023-11-29
Version
2023.2 English

The Vivado Design Suite placer engine positions cells from the netlist onto specific sites in the target AMD device.