Viewing System ILA Debug Cores in the Synthesized Design - 2023.2 English

Vivado Design Suite User Guide: Programming and Debugging (UG908)

Document ID
Release Date
2023.2 English

The System ILA IP in the IP integrator Block Design must be instantiated. The following figure is a snapshot of the Block Design with two debug cores instantiated in the design, the System ILA, and the JTAG to AXI Master IP cores.

Figure 1. Block Design

After this Block Design has been validated and synthesized, you can open the Debug window in the synthesized design to view the debug cores instantiated and inserted into the design. The System ILA and JTAG to AXI Master debug cores are displayed as follows:

Figure 2. System ILA and JTAG to AXI Master Debug Cores

For more details on how these interfaces can be used for debug in the Hardware Manager and to take advantage of the AXI Event level debug, see Debugging AXI Interfaces in the Hardware Manager.