Using the HDL Instantiation Debug Probing Flow - 2023.2 English

Vivado Design Suite User Guide: Programming and Debugging (UG908)

Document ID
Release Date
2023.2 English

The steps required to perform the HDL instantiation flow are:

  1. Customize and generate the ILA and/or VIO debug cores that have the right number of probe ports for the signals you want to probe.
  2. (Optional) Customize and generate the JTAG-to-AXI Master debug core and connect it to an AXI slave interface of an AXI peripheral or interconnect core in your design.
  3. Synthesize the design containing the debug cores.
  4. (Optional) Modify debug hub core properties.
  5. Implement the design containing the debug cores.