TIMING-27: Invalid Primary Clock on Hierarchical Pin - 2023.2 English

Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906)

Document ID
Release Date
2023.2 English

A primary clock <clock_name> is created on an inappropriate internal pin <pin_name>. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins.