SHREG_EXTRACT Verilog Example

SHREG_EXTRACT Verilog Example - 2023.2 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID

UG901

Release Date

2023-11-01

Version

2023.2 English

(* shreg_extract = "no" *) reg [16:0] my_srl;