RETIMING_BACKWARD VHDL Example - 2023.2 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2023-11-01
Version
2023.2 English
attribute retiming_backward : integer;
attribute retiming_backward of my_sig : signal is 1;