Modules - 2023.2 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2023-11-01
Version
2023.2 English
A Verilog design component is represented by a module. Modules must be declared and instantiated.