IOB VHDL Example - 2023.2 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2023-11-01
Version
2023.2 English
signal sig1:std_logic;
attribute IOB: string;
attribute IOB of sig1 : signal is "true";