FSM_ENCODING Verilog Example

FSM_ENCODING Verilog Example - 2023.2 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID

UG901

Release Date

2023-11-01

Version

2023.2 English

(* fsm_encoding = "one_hot" *) reg [7:0] my_state;