Synthesis - 2023.2 English

Vivado Design Suite User Guide: Design Flows Overview (UG892)

Document ID
Release Date
2023.2 English

Vivado synthesis performs a global, or top-down synthesis of the overall RTL design. However, by default, the Vivado Design Suite uses an out-of-context (OOC), or bottom-up design flow to synthesize IP cores from the AMD IP catalog and block designs from the Vivado IP integrator. You can also choose to synthesize specific modules of a hierarchical RTL design as OOC modules. This OOC flow lets you synthesize, implement, and analyze design modules of a hierarchical design, IP cores, or block designs, out of the context of, or independent from the top-level design. The OOC synthesized netlist is stored and used during top-level implementation to preserve results and reduce runtime. The OOC flow is an efficient technique for supporting hierarchical team design, synthesizing and implementing IP and IP subsystems, and managing modules of large complex designs. For more information on the out-of-context design flow, see Out-of-Context Design Flow.

The Vivado Design Suite also supports the use of third-party synthesized netlists, including EDIF or structural Verilog. However, IP cores from the Vivado IP catalog must be synthesized using Vivado synthesis, and are not supported for synthesis with a third-party synthesis tool. There are a few exceptions to this requirement, such as the memory IP for 7 series devices. For more information, refer to the IP specific data sheet.

Note: The ISE Netlist format (NGC) is supported for 7 series devices. It is not supported for AMD UltraScaleā„¢ and later devices.
Tip: For Versal users using global mode for synth wanting to run the flow from synth dcp, AMD recommends using the following dcp for the flow:
  1. Open the run: open_run synth_1
  2. Write the checkpoint: write_checkpoint synth.dcp