RTL Design - 2023.2 English

Vivado Design Suite User Guide: Design Flows Overview (UG892)

Document ID
Release Date
2023.2 English

You can specify RTL source files to create a project and use these sources for RTL code development, analysis, synthesis and implementation. AMD supplies a library of recommended RTL and constraint templates to ensure RTL and XDC are formed optimally for use with the Vivado Design Suite. Vivado synthesis and implementation support multiple source file types, including Verilog, VHDL, SystemVerilog, and XDC. For information on creating and working with an RTL project, see the Vivado Design Suite User Guide: System-Level Design Entry (UG895).

The UltraFast Design Methodology Guide for FPGAs and SoCs (UG949) focuses on proper coding and design techniques for defining hierarchical RTL sources and Xilinx design constraints (XDC), as well as providing information on using specific features of the Vivado Design Suite, and techniques for performance improvement of the programmed design.