Analyzing and Resolving Timing Violations - 2023.2 English

Versal Adaptive SoC System Integration and Validation Methodology Guide (UG1388)

Document ID
Release Date
2023.2 English

The timing driven algorithms focus on the worst violations for each clock domain. When the worst violations are fixed, the tools typically resolve many of the less critical paths automatically when you rerun the implementation tools. You can assist in this process by focusing on resolutions that positively impact a high number of paths. For example, correcting suboptimal clocking typically impacts a high number of paths so AMD recommends focusing on these issues first before moving to path specific resolutions.

The Report QoR Suggestions command automatically identifies issues and orders suggestions based on criticality. You can determine the progress made towards timing closure by running the Report QoR Assessment command both before and after applying the suggestions. An increase in the QoR Assessment Score and a decrease in the detailed table marked for review indicates improvements.

The following figure shows the basic process for analyzing and resolving timing violations.

Figure 1. Analyzing and Resolving Timing Violations

Note: For more information on the use of multi-output clock buffers (MBUFG primitives), see this link in the Versal Adaptive SoC Hardware, IP, and Platform Development Methodology Guide (UG1387).