System Monitor - 2023.2 English

Versal Adaptive SoC Design Guide (UG1273)

Document ID
Release Date
2023.2 English

The Versal adaptive SoC provides system monitoring capabilities similar to UltraScale+ devices. In UltraScale+ device designs you instantiated the SYSMON IP on the PL side and used the System Management wizard to set up the register configuration for instantiation in the hardware description language (HDL). To migrate your design, you must manually remove the SYSMON IP from the design. In Versal adaptive SoC, you enable the system monitor features in the CIPS IP Configuration wizard. Dynamic reconfiguration port (DRP) access is replaced by memory mapped registers. For more information, see the Versal Adaptive SoC System Monitor Architecture Manual (AM006).