The interface of primitives in this library are mostly HLS streams, with the main input stream along with output stream throughout the dataflow.
Within a HLS dataflow region, all primitives connected via HLS streams can work in parallel resulting in the FPGA acceleration.