The CLR pin of the parallel BUFGCE_DIV buffers
should be tied to or be driven by the same signal. Use safe clock startup reset
circuitry for seamless operation on hardware. This can be enabled in the clocking wizard
IP. See this link in
UltraFast Design Methodology Guide for FPGAs and SoCs
(UG949) for more information.