To avoid any hardware failure from logic reconvergence inside the destination clock domain, it is necessary to avoid any logic on the clock domain crossing paths. Each register from the source clock domain should drive only one register inside the destination clock domain with no logic in between.