This is check applies to Versal adaptive SoC only.
For proper timing analysis, it is not supported to have multiple clocks that propagate to the deskew pin of the MMCM/XPLL/DPLL. Failure to comply results in inaccurate signoff timing with a risk of a hardware failure.