For ASIC devices, clock jitter is usually represented with the clock uncertainty characteristic. However, for AMD FPGAs, the jitter properties are predictable. They can be automatically computed by the timing analysis engine, or be specified separately.