Verilog Syntax - 2023.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2023-06-09
Version
2023.1 English
To set this attribute, place the proper Verilog attribute syntax on the signal in question:
(* MARK_DEBUG = "{TRUE|FALSE}" *)