Verilog Module Example - 2023.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID

UG901

Release Date

2023-06-09

Version

2023.1 English

(* DONT_TOUCH = "yes" *)
module example_dt_ver
(clk,
In1,
In2,
out1);