SHREG_EXTRACT Verilog Example - 2023.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2023-06-09
Version
2023.1 English
(* shreg_extract = "no" *) reg [16:0] my_srl;