SHREG_EXTRACT VHDL Example - 2023.1 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2023-06-09
Version
2023.1 English
attribute shreg_extract : string;
attribute shreg_extract of my_srl : signal is "no";