RW_ADDR_COLLISION VHDL Example - 2023.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2023-06-09
Version
2023.1 English
attribute rw_addr_collision : string;
attribute rw_addr_collision of my_ram : signal is "yes";