Vivado synthesis supports port mapping for VHDL instantiated in Verilog and Verilog instantiated in VHDL.