KEEP Verilog Example - 2023.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2023-06-09
Version
2023.1 English
(* keep = "true" *) wire sig1; assign sig1 = in1 & in2; assign out1 = sig1 & in2;