For instantiation, the following rules apply:
- Component instantiation based on default binding is used for binding Verilog modules to a VHDL design unit.
- For a Verilog module instantiation in VHDL, Vivado
synthesis does not support:
- Configuration specification
- Direct instantiation
- Component configurations