The structural features of Verilog allow you to design circuits by instantiating
pre-defined primitives such as: gates, registers, and AMD-specific primitives such as CLKDLL and BUFG.
These primitives are additional to those included in Verilog, and are supplied with the AMD Verilog libraries (unisim_comp.v).