You can declare a VHDL constant in any declarative region. The constant is used within that region. You cannot change the constant values after they are declared.
signal sig1 : std_logic_vector(5 downto 0);constant init0 : std_logic_vector (5 downto 0) := "010111";sig1 <= init0;