Vivado synthesis supports the behavioral Verilog Hardware Description Language (VHDL), except as otherwise noted.