Design Implementation - 2023.1 English

Versal Adaptive SoC Hardware, IP, and Platform Development Methodology Guide (UG1387)

Document ID
Release Date
2023.1 English

After selecting your device, choosing and configuring the IP, and writing the RTL and the constraints, the next step is implementation. Implementation compiles the design through synthesis and place and route, and then generates the file that is used to program the device. The implementation process might have some iterative loops. This chapter describes the various implementation steps, highlights points for special attention, and gives tips and tricks to identify and eliminate specific bottlenecks.

Important: You must regularly validate that synthesis and implementation occur without errors and with minimal timing violations before adding new blocks or generating a platform for the AMD Vitis™ tools.
Note: The implementation steps are run automatically as part of the Vitis environment flow. You can improve timing closure and maximum achievable clock frequency by applying the techniques described in this chapter using the Vitis command line options and configuration file. For more information, see the Vitis Unified Software Platform Documentation .