For a complex design with IP cores or several designer teams: 1 file for top-level timing + 1 file for top-level physical + 1 file per IP/major block