strm_issue and strm_dump Kernel - 2023.1 English

Vitis Tutorials: Hardware Acceleration (XD099)

Document ID
Release Date
2023.1 English

These two kernels use the HLS to implement 256-bit AXI-to-AXIS and AXIS-to-AXI conversion function. The AXI stream data width 256 matches those AXI stream port of krnl_aurora, so they can be connected together directly in the linking stage later. You can find the source code for the two kernels at ./hls/strm_issue.cpp and ./hls/strm_dump.cpp.

In the example design flow, Vitis command v++ is used by make tool to compile these two kernels to XO files strm_issue.xo and strm_dump.xo.