TIMING-47: False Path, Asynchronous Clock Group or Max Delay Datapath Only Constraint between Synchronous Clocks - 2022.2 English

TIMING-47: False Path, Asynchronous Clock Group or Max Delay Datapath Only Constraint between Synchronous Clocks - 2022.2 English - UG906

Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906)

Document ID

UG906

Release Date

2022-10-19

Version

2022.2 English

A <message_string> timing constraint is set between synchronous clocks <clock_group> and <clock_group> (see the constraint position <message_string> in the Timing Constraint window in the Vivado IDE). Masking entire synchronous clock domains using set_false_path, set_clock_groups, or set_max_delay -datapath_only might result in failure in hardware.