There is no rising or falling edge propagation between master clock <clock_name> to generated clock <clock_name>.